#fpga

2026-10-24 Axesand12310/ddr-resocket-multichannel-dma 未评级 Open-source multi-channel DDR DMA controller for FPGA: 4 write channels, 5 read channels, async FIFOs, address generation, and arbitration.